Floor Plan Questions ...

-
  1. What are all the inputs needed to Start Floorplan activities? 
  2. What kind of sanity checks will be done at FloorPlan ? 
  3. What is the LEF and .libs ?  
  4.  Timing Information (SDC and. libs) are mandatory to start Floorplan? 
  5. What is the aspect Ratio? 
  6. Is the aspect Ratio is technology dependent? 
  7. How to create Block size based on Utilization? 
  8.  Are Block X and Y dependent upon the Aspect Ratio? 
  9. Is utilization will impact the Block Size? 
  10. What is the purpose of TAP, END CAP and DECAP cells? 
  11. What are the different types of checks will do for Netlist? 
  12. Is really technologies (14nm/7nm) will impact the floor Plan? 
  13. What is the difference between Flip Chip Vs Wire bound designs? 
  14. What do you mean by latch up?  
  15. How will TAP cells solve the latch-up problem? 
  16. How do you create power / voltage regions? 
  17. Are any guidelines to follow to define the Power / Voltage regions? 
  18. What is the function of Level Shifter, ISOLATION   and power switch cells? 
  19. What is the difference Between Voltage region and Power domain? 
  20.  What are the different types of Level Shifter? 
  21. What is the purpose of Power switch cells usage?  
  22. Really required dual power supply for level shifters?  
  23. Where do we keep Decap cells? 
  24. Is Macro's cannot keep middle of the design? 
  25. What kind of rules will follow for macro-Placement? 
  26. What is DEF? What kind of information it contains? 
  27. What kind of checks will you be done after macro placement? 
  28. How do verify our Power / Voltage region is properly created are not? 
  29. Why do we keep some space near IO's?( Near IO ports)  
  30. What is the purpose of filler cells? 
  31. Area of logical design is X , what is the block area with 50% utilization? 
  32. What is the difference between single cut via Vs Multi cut vias? 
  33. How do verify power plan is correct are not? 
  34. What kind of power checks will be done at Floorplan? 
  35. How do we make sure the Floorplan is correct are not? 
  36. Zero RC timing will check at Floor Plan? 
  37. How to decide the memory channel at Floor Plan? 
  38. What is poly pitch? 
  39. What is the placement grid? 
  40. What is the difference between abstract view Vs Design View (ICC2) 
  41.  

Comments

Post a Comment

Popular posts from this blog

[ VLSI ] Special Cell ( TAP/END CAP/ DECAP/SPARE /FILLER CELLS) Description

-
   There are couple of physical / logical cells are used other than  traditional combinational cells in the designs , Like the Below ones .  Tap cells End Cap Cells  Decap Cells  Spare cells .  Filler Cells                         Tap Cells :                 Tap Cells are used to prevent latch-up issues in the process. Traditionally these cells are used to connect VDD to the n-well and Substrate  to VSS.       Latch-Up condition :               latch-up to short circuit / low impedance path between Power and ground rails , which results to high current and damage to chip . Basically it happens due to NPN and PNP transistors combination  while formation of CMOS.  End Cap Cells :   End Cap cells are placed  on edges of block boundary . Will solve  Base ...
Read more